WHAT IS CLAIMED IS:

- A phase locked loop, comprising:
- a feedback loop, the feedback loop including,

an integer divider operable to divide a feedback loop signal in accordance with an integer divisor and produce a divided signal having one or more digital pulses;

a frequency multiplier operable to multiply the divided signal by a multiplication factor, including inserting one or more additional digital pulses into the divided signal to generate a multiplied signal; and

a re-sampling circuit operable to re-sample one or more of the additional digital pulses inserted into the divided signal if the multiplication factor does not divide evenly into the integer divisor.

- 2. The phase locked loop of claim 1, wherein the re-sampling circuit is operable to re-sample one or more of the additional digital pulses inserted into the divided signal using one or more phase signals, each of the phase signals being delayed with respect to each other.
- 3. The phase locked loop of claim 2, further comprising a multiphase voltage controlled oscillator operable to

generate the one or more phase signals.

- 4. The phase locked loop of claim 2, wherein the re-sampling circuit comprises a flip-flop that is clocked using one or more of the phase signals to re-sample one or more of the additional digital pulses.
- 5. The phase locked loop of claim 4, wherein the re-sampling circuit further comprises a multiplexer that is operable to select a given phase signal to clock the flip-flop.
- 6. The phase locked loop of claim 4, wherein the re-sampling circuit further comprises a multiplexer that is operable to be controlled by a least significant bit of a binary value of the integer divisor for re-sampling one or more of the additional digital pulses.
- 7. The phase locked loop of claim 6, wherein the re-sampling circuit further comprises an OR gate operable to insert one or more of the additional digital pulses into the divided signal.

- 8. The phase locked loop of claim 3, further comprising a phase-frequency detector operable to compare a reference signal to the multiplied signal, and generate an error signal corresponding to a frequency difference between the reference signal and the multiplied signal.
- 9. The phase locked loop of claim 8, further comprising a charge pump operable to convert the error signal into a charge pump output signal.
- 10. The phase locked loop of claim 9, further comprising a loop filter operable to smooth the charge pump output signal and generate a voltage controlled oscillator control signal to control a frequency of an output signal of the multiphase voltage controlled oscillator.
- 11. The phase locked loop of claim 10, further comprising a programmable divider operable to divide the frequency of the output signal of the multiphase voltage controlled oscillator.
 - 12. A phase locked loop, comprising:
 - a feedback loop, the feedback loop including,
 - a phase selector operable to initially provide a

first feedback loop signal having a first phase to an integer divider for a pre-determined number of cycles, the phase selector further operable to provide a second feedback loop signal having a second phase to the integer divider after the pre-determined number of cycles; and

the integer divider operable to divide each of the first feedback loop signal and the second feedback loop signal in accordance with an integer divisor to produce a divided signal, the first feedback loop signal being divided during the pre-determined number of cycles, the second feedback loop signal being divided after the pre-determined number of cycles.

- 13. The phase locked loop of claim 12, further comprising a multiphase voltage controlled oscillator operable to generate the first feedback loop signal and the second feedback loop signal.
- 14. The phase locked loop of claim 13, further comprising a phase-frequency detector operable to compare a reference signal to the divided signal, and generate an error signal corresponding to a frequency difference between the reference signal and the divided signal.

- 15. The phase locked loop of claim 14, further comprising a charge pump operable to convert the error signal into a charge pump output signal.
- 16. The phase locked loop of claim 15, further comprising a loop filter operable to smooth the charge pump output signal and generate a voltage controlled oscillator control signal to control a frequency of an output signal of the multiphase voltage controlled oscillator.
- 17. The phase locked loop of claim 16, further comprising a programmable divider operable to divide the frequency of the output signal of the multiphase voltage controlled oscillator.
- 18. The phase locked loop of claim 17, further comprising an interpolator to interpolate an output of the programmable divider with a signal having a different phase relative to a phase of the output of the programmable divider.
- 19. The phase locked loop of claim 18, wherein the signal having the different phase is derived from the multiphase voltage controlled oscillator.

20. A method comprising:

dividing a feedback loop signal in accordance with an integer divisor and generating a divided signal having one or more digital pulses;

multiplying the divided signal by a multiplication factor, including inserting one or more additional digital pulses into the divided output signal to generate a multiplied signal; and

re-sampling one or more of the additional digital pulses inserted into the divided signal if the multiplication factor does not divide evenly into the integer divisor.

- 21. The method of claim 20, wherein re-sampling one or more of the additional digital pulses includes re-sampling one or more of the additional digital pulses inserted into the divided signal using one or more phase signals, each of the phase signals being delayed with respect to each other.
- 22. The method of claim 21, wherein one or more of the phase signals are generated by a multiphase voltage controlled oscillator.
- 23. The method of claim 21, wherein re-sampling one or more of the additional digital pulses includes clocking a

flip-flop using one or more of the phase signals.

- 24. The method of claim 23, wherein re-sampling one or more of the additional digital pulses further includes selecting a given phase signal to clock the flip-flop using a multiplexer.
- 25. The method of claim 23, further comprising using a least significant bit of a binary value of the integer divisor to control a multiplexer for re-sampling one or more of the additional digital pulses.
- 26. The method of claim 25, further comprising inserting one or more of the additional digital pulses into the divided signal using an OR gate.
- 27. The method of claim 22, further comprising comparing a reference signal to the multiplied signal, and generating an error signal corresponding to a frequency difference between the reference signal and the multiplied signal.
- 28. The method of claim 27, further comprising converting the error signal into a charge pump output signal.

- 29. The method of claim 28, further comprising smoothing the charge pump output signal and generating a voltage controlled oscillator control signal to control a frequency of an output signal of the multiphase voltage controlled oscillator.
- 30. The method of claim 29, further comprising dividing the frequency of the output signal of the multiphase voltage controlled oscillator.

31. A method comprising:

providing a first signal having a first phase to an integer divider for a pre-determined number of cycles;

providing a second signal having a second phase to the integer divider after the pre-determined number of cycles; and

dividing each of the first signal and the second signal in accordance with an integer divisor using the integer divider to generate a divided signal, the first signal being divided during the pre-determined number of cycles, the second signal being divided after the pre-determined number of cycles.

32. The method of claim 31, further comprising
.
generating the first signal and the second signal using a

multiphase voltage controlled oscillator.

- 33. The method of claim 32, further comprising comparing a reference signal to the divided signal, and generating an error signal corresponding to a frequency difference between the reference signal and the divided signal.
- 34. The method of claim 33, further comprising converting the error signal into a charge pump output signal.
- 35. The method of claim 34, further comprising smoothing the charge pump output signal and generating a voltage controlled oscillator control signal to control a frequency of an output signal of the multiphase voltage controlled oscillator.
- 36. The method of claim 35, further comprising dividing the frequency of the output signal of the multiphase voltage controlled oscillator using a programmable divider.
- 37. The method of claim 36, further comprising interpolating an output of the programmable divider using a signal having a different phase relative to a phase of the

output of the programmable divider.

- 38. The method of claim 37, further comprising deriving the signal having the different phase using the multiphase voltage controlled oscillator.
 - 39. A disk drive system, comprising:

a read/write head configured to sense changes in magnetic flux on a surface of a disk according to a control signal supplied by a phase locked loop (PLL) and generate a corresponding analog signal, the PLL including,

an integer divider operable to divide a feedback loop signal in accordance with an integer divisor and produce a divided signal having one or more digital pulses;

a frequency multiplier operable to multiply the divided signal by a multiplication factor, including inserting one or more additional digital pulses into the divided signal to generate a multiplied signal; and

a re-sampling circuit operable to re-sample one or more of the additional digital pulses inserted into the divided signal if the multiplication factor does not divide evenly into the integer divisor;

the disk drive system further comprising a preamplifier

configured to amplify the analog signal; and

a read channel configured to receive the amplified analog signal and generate a digital read signal based on the amplified analog signal.

- 40. The disk drive system of claim 39, wherein the re-sampling circuit is operable to re-sample one or more of the additional digital pulses inserted into the divided signal using one or more phase signals, each of the phase signals being delayed with respect to each other.
- 41. The disk drive system of claim 40, wherein the PLL further includes a multiphase voltage controlled oscillator operable to generate the one or more phase signals.
- 42. The disk drive system of claim 40, wherein the re-sampling circuit comprises a flip-flop that is clocked using one or more of the phase signals to re-sample one or more of the additional digital pulses.
- 43. The disk drive system of claim 42, wherein the re-sampling circuit further comprises a multiplexer that is operable to select a given phase signal to clock the

flip-flop.

- 44. The disk drive system of claim 42, wherein the re-sampling circuit further comprises a multiplexer that is operable to be controlled by a least significant bit of a binary value of the integer divisor for re-sampling one or more of the additional digital pulses.
- 45. The disk drive system of claim 44, wherein the re-sampling circuit further comprises an OR gate operable to insert one or more of the additional digital pulses into the divided signal.
- 46. The disk drive system of claim 41, wherein the PLL further includes a phase-frequency detector operable to compare a reference signal to the multiplied signal, and generate an error signal corresponding to a frequency difference between the reference signal and the multiplied signal.
- 47. The disk drive system of claim 46, wherein the PLL further includes a charge pump operable to convert the error signal into a charge pump output signal.

- 48. The disk drive system of claim 47, wherein the PLL further includes a loop filter operable to smooth the charge pump output signal and generate a voltage controlled oscillator control signal to control a frequency of an output signal of the multiphase voltage controlled oscillator.
- 49. The disk drive system of claim 48, wherein the PLL further includes a programmable divider operable to divide the frequency of the output signal of the multiphase voltage controlled oscillator.
 - 50. A disk drive system, comprising:

a read/write head configured to sense changes in magnetic flux on a surface of a disk according to a control signal supplied by a phase locked loop (PLL) and generate a corresponding analog signal, the PLL including,

a phase selector operable to initially provide a first feedback loop signal having a first phase to an integer divider for a pre-determined number of cycles, the phase selector further operable to provide a second feedback loop signal having a second phase to the integer divider after the pre-determined number of cycles; and

the integer divider operable to divide each of the first feedback loop signal and the second feedback loop

signal in accordance with an integer divisor to produce a divided signal, the first feedback loop signal being divided during the pre-determined number of cycles, the second feedback loop signal being divided after the pre-determined number of cycles;

the disk drive system further comprising a preamplifier configured to amplify the analog signal; and

a read channel configured to receive the amplified analog signal and generate a digital read signal based on the amplified analog signal.

- 51. The disk drive system of claim 50, wherein the PLL further includes a multiphase voltage controlled oscillator operable to generate the first feedback loop signal and the second feedback loop signal.
- 52. The disk drive system of claim 51, wherein the PLL further includes a phase-frequency detector operable to compare a reference signal to the divided signal, and generate an error signal corresponding to a frequency difference between the reference signal and the divided signal.
- 53. The disk drive system of claim 52, wherein the PLL further includes a charge pump operable to convert the error

signal into a charge pump output signal.

- 54. The disk drive system of claim 53, wherein the PLL further includes a loop filter operable to smooth the charge pump output signal and generate a voltage controlled oscillator control signal to control a frequency of an output signal of the multiphase voltage controlled oscillator.
- 55. The disk drive system of claim 54, wherein the PLL further includes a programmable divider operable to divide the frequency of the output signal of the multiphase voltage controlled oscillator.
- 56. The disk drive system of claim 55, wherein the PLL further includes an interpolator to interpolate an output of the programmable divider with a signal having a different phase relative to a phase of the output of the programmable divider.
- 57. The disk drive system of claim 56, wherein the signal having the different phase is derived from the multiphase voltage controlled oscillator.

58. A phase locked loop, comprising: feedback means including,

means for dividing a feedback loop signal in accordance with an integer divisor and producing a divided signal having one or more digital pulses;

means for multiplying the divided signal by a multiplication factor, including inserting one or more additional digital pulses into the divided signal and generating a multiplied signal; and

means for re-sampling one or more of the additional digital pulses inserted into the divided signal if the multiplication factor does not divide evenly into the integer divisor.

- 59. The phase locked loop of claim 58, wherein the means for re-sampling is operable to re-sample one or more of the additional digital pulses inserted into the divided signal using one or more phase signals, each of the phase signals being delayed with respect to each other.
- 60. The phase locked loop of claim 59, further comprising generating means for generating the one or more phase signals.

- 61. The phase locked loop of claim 59, wherein the means for re-sampling is clocked using one or more of the phase signals for re-sampling one or more of the additional digital pulses.
- 62. The phase locked loop of claim 61, wherein the means for re-sampling further comprises selector means for selecting a given phase signal to clock the means for re-sampling.
- 63. The phase locked loop of claim 61, wherein the means for re-sampling further comprises selector means that is operable to be controlled by a least significant bit of a binary value of the integer divisor for re-sampling one or more of the additional digital pulses.
- 64. The phase locked loop of claim 63, wherein the means for re-sampling further comprises means for inserting one or more of the additional digital pulses into the divided signal.
- 65. The phase locked loop of claim 60, further comprising means for comparing a reference signal to the multiplied signal, and generating an error signal corresponding to a frequency difference between the reference

signal and the multiplied signal.

- 66. The phase locked loop of claim 65, further comprising means for converting the error signal into a charge pump output signal.
- 67. The phase locked loop of claim 66, further comprising means for smoothing the charge pump output signal and generating a control signal to control a frequency of an output signal of the generating means.
- 68. The phase locked loop of claim 67, further comprising means for dividing the frequency of the output signal of the generating means.
 - 69. A phase locked loop, comprising: feedback means including,

selector means for initially providing a first feedback loop signal having a first phase to a dividing means for a pre-determined number of cycles, the selector means further operable to provide a second feedback loop signal having a second phase to the dividing means after the pre-determined number of cycles; and

the dividing means for dividing each of the first

feedback loop signal and the second feedback loop signal in accordance with an integer divisor to produce a divided signal, the first feedback loop signal being divided during the pre-determined number of cycles, the second feedback loop signal being divided after the pre-determined number of cycles.

- 70. The phase locked loop of claim 69, further comprising generating means for generating the first feedback loop signal and the second feedback loop signal.
- 71. The phase locked loop of claim 70, further comprising means for comparing a reference signal to the divided signal, and generating an error signal corresponding to a frequency difference between the reference signal and the divided signal.
- 72. The phase locked loop of claim 71, further comprising means for converting the error signal into a charge pump output signal.
- 73. The phase locked loop of claim 72, further comprising means for smoothing the charge pump output signal and generating a control signal to control a frequency of an

output signal of the generating means.

- 74. The phase locked loop of claim 73, further comprising programmable means for dividing the frequency of the output signal of the generating means.
- 75. The phase locked loop of claim 74, further comprising means for interpolating an output of the programmable means with a signal having a different phase relative to a phase of the output of the programmable means.
- 76. The phase locked loop of claim 75, wherein the signal having the different phase is derived from the generating means.
 - 77. A disk drive system, comprising:

sensing means for sensing changes in magnetic flux on a surface of a disk according to a control signal supplied by a phase locking means and generating a corresponding analog signal, the phase locking means including,

dividing means for dividing a feedback loop signal in accordance with an integer divisor and producing a divided signal having one or more digital pulses;

multiplying means for multiplying the divided signal

by a multiplication factor, including inserting one or more additional digital pulses into the divided signal and generating a multiplied signal; and

re-sampling means for re-sampling one or more of the additional digital pulses inserted into the divided signal if the multiplication factor does not divide evenly into the integer divisor;

the disk drive system further comprising means for amplifying the analog signal; and

means for receiving the amplified analog signal and generating a digital read signal based on the amplified analog signal.

- 78. The disk drive system of claim 77, wherein the re-sampling means is operable to re-sample one or more of the additional digital pulses inserted into the divided signal using one or more phase signals, each of the phase signals being delayed with respect to each other.
- 79. The disk drive system of claim 78, wherein the phase locking means further includes generating means for generating the one or more phase signals.

- 80. The disk drive system of claim 78, wherein the re-sampling means is clocked using one or more of the phase signals for re-sampling one or more of the additional digital pulses.
- 81. The disk drive system of claim 80, wherein the re-sampling means further comprises selector means for selecting a given phase signal to clock the means for re-sampling.
- 82. The disk drive system of claim 80, wherein the re-sampling means further comprises selector means that is operable to be controlled by a least significant bit of a binary value of the integer divisor for re-sampling one or more of the additional digital pulses.
- 83. The disk drive system of claim 82, wherein the re-sampling means further comprises means for inserting one or more of the additional digital pulses into the divided signal.
- 84. The disk drive system of claim 79, wherein the phase locking means further includes means for comparing a reference signal to the multiplied signal, and generating an error signal corresponding to a frequency difference between the

reference signal and the multiplied signal.

- 85. The disk drive system of claim 84, wherein the phase locking means further includes means for converting the error signal into a charge pump output signal.
- 86. The disk drive system of claim 85, wherein the phase locking means further includes means for smoothing the charge pump output signal and generating a control signal to control a frequency of an output signal of the generating means.
- 87. The disk drive system of claim 86, wherein the phase locking means further includes programmable means for dividing the frequency of the output signal of the generating means.

88. A disk drive system, comprising:

sensing means for sensing changes in magnetic flux on a surface of a disk according to a control signal supplied by a phase locking means and generating a corresponding analog signal, the phase locking means including,

selector means for initially providing a first feedback loop signal having a first phase to a dividing means for a pre-determined number of cycles, the selector means further operable to provide a second feedback loop

signal having a second phase to the dividing means after the pre-determined number of cycles; and

the dividing means for dividing each of the first feedback loop signal and the second feedback loop signal in accordance with an integer divisor to produce a divided signal, the first feedback loop signal being divided during the pre-determined number of cycles, the second feedback loop signal being divided after the pre-determined number of cycles;

the disk drive system further comprising means for amplifying the analog signal; and

means for receiving the amplified analog signal and generating a digital read signal based on the amplified analog signal.

- 89. The disk drive system of claim 88, wherein the phase locking means further includes generating means for generating the first feedback loop signal and the second feedback loop signal.
- 90. The disk drive system of claim 89, wherein the phase locking means further includes means for comparing a reference signal to the divided signal, and generating an error signal corresponding to a frequency difference between the reference

signal and the divided signal.

- 91. The disk drive system of claim 90, wherein the phase locking means further includes means for converting the error signal into a charge pump output signal.
- 92. The disk drive system of claim 91, wherein the phase locking means further includes means for smoothing the charge pump output signal and generating a control signal to control a frequency of an output signal of the generating means.
- 93. The disk drive system of claim 92, wherein the phase locking means further includes programmable means for dividing the frequency of the output signal of the generating means.
- 94. The disk drive system of claim 93, wherein the phase locking means further includes means for interpolating an output of the programmable means with a signal having a different phase relative to a phase of the output of the programmable means.
- 95. The disk drive system of claim 94, wherein the signal having the different phase is derived from the generating means.